Skip to content
#

pipeline-verification

Star

Here is 1 public repository matching this topic...

Tharunreddym / riscv-pipeline-verification

Star 2

UVM-based verification environment for a 5-stage RV32I RISC-V pipeline using constrained-random testing, DPI-C golden reference modeling, assertions, scoreboarding, functional coverage, and 20-seed QuestaSim regression debugging.

c-plus-plus verification verilog scoreboard regression-testing systemverilog uvm constrained-random risc-v asic-verification questa dpi-c functional-coverage rtl-verification pipeline-verification
  • Updated May 19, 2026
  • SystemVerilog

Improve this page

Add a description, image, and links to the pipeline-verification topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the pipeline-verification topic, visit your repo's landing page and select "manage topics."

Learn more