Skip to content

riscv: Fix privileged trap controls#29

Open
whensun wants to merge 1 commit into
antmicro:masterfrom
whensun:renode-privileged-traps
Open

riscv: Fix privileged trap controls#29
whensun wants to merge 1 commit into
antmicro:masterfrom
whensun:renode-privileged-traps

Conversation

@whensun

@whensun whensun commented Jun 19, 2026

Copy link
Copy Markdown

This PR fixes RISC-V privileged trap control behavior in tlib.

It allows mstatus.TVM, TW, and TSR to be written when S-mode is supported, fixes their bit definitions, and makes SFENCE.VMA trap when executed from U-mode or when TVM blocks it in S-mode.

Related to renode/renode#908
Related to renode/renode#926

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant