Skip to content

riscv: Fix CSR field masking#27

Open
whensun wants to merge 1 commit into
antmicro:masterfrom
whensun:renode-csr-masking
Open

riscv: Fix CSR field masking#27
whensun wants to merge 1 commit into
antmicro:masterfrom
whensun:renode-csr-masking

Conversation

@whensun

@whensun whensun commented Jun 19, 2026

Copy link
Copy Markdown

This PR fixes RISC-V CSR field masking in tlib.

It masks mepc[0] and sepc[0], which are architecturally hardwired to zero, and masks unsupported menvcfg and menvcfgh fields instead of preserving all written bits.

Related to renode/renode#904
Related to renode/renode#905
Related to renode/renode#906

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant