Skip to content

Optimization of small-packet decryption performance for AES-128-XTS on RISC-V#5

Open
zl523856 wants to merge 1 commit into
baseline-aesfrom
optimize_aes_128_xts_dec3
Open

Optimization of small-packet decryption performance for AES-128-XTS on RISC-V#5
zl523856 wants to merge 1 commit into
baseline-aesfrom
optimize_aes_128_xts_dec3

Conversation

@zl523856

Copy link
Copy Markdown
Collaborator

Original code employed m4 vector configuration for decrypting packets of varying sizes, which caused performance degradation for 16-byte packets. The optimized version adopted m2 configuration with a 2-block loop to enhance small packet decryption performance.

Hardware simulation environment verification data:

Decrypt Test Baseline Optimized Improvement ratio
16 bytes 10108.77k 11266.69k 11%
64 bytes 15911.04k 16081.97k 1%
Test Verification
All relevant tests pass in the default build configuration: make test All tests successful. Files=350, Tests=4030, 8205 wallclock secs (94.74 usr 28.15 sys + 5844.99 cusr 2052.35 csys = 8020.23 CPU) Result: PASS

Checklist
  • documentation is added or updated
  • tests are added or updated

…n RISC-V

Original code employed m4 vector configuration for decrypting packets of varying sizes, which caused performance degradation for 16-byte packets. The optimized version adopted m2 configuration with a 2-block loop to enhance small packet decryption performance.

Hardware simulation environment verification data:

Decrypt Test Baseline Optimized Improvement ratio
16 bytes 10108.77k 11266.69k 11%
64 bytes 15911.04k 16081.97k 1%
Test Verification
All relevant tests pass in the default build configuration: make test All tests successful. Files=350, Tests=4030, 8205 wallclock secs (94.74 usr 28.15 sys + 5844.99 cusr 2052.35 csys = 8020.23 CPU) Result: PASS
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant