Skip to content

riscv64: add tests for zicntr #14

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
ctk-1998 wants to merge 1 commit into
base: master
Choose a base branch
from
Open

riscv64: add tests for zicntr #14

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 5 additions & 0 deletions riscv64/riscv64asm/testdata/gnucases.txt
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -410,6 +410,11 @@ a260| ld x1,8(x2)
8624| fld f9,64(x2)
3eb0| fsd f15,32(x2)

# 8.1. "Zicntr" Extension for Base Counters and Timers
f32200c0| rdcycle x5
f32210c0| rdtime x5
f32220c0| rdinstret x5

# 10.1: "Zihintpause" Extension for Pause Hint, Version 1.0.0
0f000001| pause

Expand Down
5 changes: 5 additions & 0 deletions riscv64/riscv64asm/testdata/plan9cases.txt
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -363,6 +363,11 @@ b35cbd49| BEXT X27, X26, X25
b3115228| BSET X5, X4, X3
1393f32b| BSETI $63, X7, X6

# 8.1. "Zicntr" Extension for Base Counters and Timers
f32200c0| RDCYCLE X5
f32210c0| RDTIME X5
f32220c0| RDINSTRET X5

# 10.1: "Zihintpause" Extension for Pause Hint, Version 1.0.0
0f000001| PAUSE

Expand Down
Loading