GitHub - xueweiwujxw/SpinalUtils: xilinx ip generation, crc, pn sqeuence and etc

Utils Based on SpinalHDL

This repository uses SpinalHDL to implement some FPGA algorithms, building scripts for some Xilinx IP cores and primitive descriptions which can be easily used througn BlackBox.

Reference

Thanks to

License

Third Party License

SpinalHDL Lib

Name		Name	Last commit message	Last commit date
Latest commit History 45 Commits
.github/workflows		.github/workflows
Licenses/SpinalHDL		Licenses/SpinalHDL
driver/axispi		driver/axispi
project		project
src		src
timing/axispi		timing/axispi
.gitignore		.gitignore
.scalafmt.conf		.scalafmt.conf
LICENSE		LICENSE
README.md		README.md
build.sbt		build.sbt

Navigation Menu

Repository files navigation

Utils Based on SpinalHDL

Reference

Thanks to

License

Third Party License

About

Releases

Packages

Contributors

Languages

Folders and files

Latest commit

History

Repository files navigation

Utils Based on SpinalHDL

Reference

Thanks to

License

Third Party License

About

Resources

Stars

Watchers

Forks

Releases

Packages

Contributors

Languages