feat: add DC operating-point simulations#2682
Closed
ShiboSoftwareDev wants to merge 1 commit into
Closed
Conversation
|
The latest updates on your projects. Learn more about Vercel for GitHub.
|
This was referenced Jul 14, 2026
|
This PR has been automatically marked as stale because it has had no recent activity. It will be closed if no further activity occurs. |
|
This PR was closed because it has been inactive for 1 day since being marked as stale. |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Summary
Completes first-class DC operating-point simulation in
@tscircuit/core.simulationType="spice_dc_operating_point"and wall-clocktimeouthandling to<analogsimulation /><chip simulationBoundary />so proprietary or out-of-scope ICs can intentionally terminate the analog modelmissing_modelerrorsimulation_experiment_errorrecords instead of aborting the renderpulseDelay, rise/fall time, pulse width)The end-to-end test runs ngspice on a 5 V divider and verifies 5 V at VIN, 2.5 V at VOUT, and 2.5 mA through an ammeter. It includes a combined schematic/operating-point SVG snapshot.
Tests
bunx tsc --noEmitbun run buildtests/features/spice-analysisrun: 29 passed, 1 unrelated visual snapshot mismatchThe remaining visual mismatch is
spice-analysis01-platform-config: its transient-result assertion passes, but the legacy schematic snapshot differs after the test emits its existing capacity-autorouterUnexpected numItems value: 0error. This PR does not change that transient rendering path, so the unrelated snapshot was not refreshed.Stack and merge order
.opnetlist generation: Generate DC operating-point SPICE analyses circuit-json-to-spice#50This draft intentionally targets the next package releases from the preceding PRs:
circuit-json@^0.0.449@tscircuit/props@^0.0.578circuit-json-to-spice@^0.0.45@tscircuit/ngspice-spice-engine@^0.0.20circuit-to-svg@^0.0.388