This project demonstrates a complete RTL-to-GDSII digital VLSI design flow. I designed a 4-bit Arithmetic Logic Unit (ALU) using Verilog HDL, verified its functionality through simulation, and implemented its physical layout on the SkyWater 130nm PDK using the OpenLane flow.