Hardware design and FPGA-based implementation of a super sample rate multistage decimator using Vitis High-Level Synthesis.
-
Updated
Jun 4, 2024 - C++
Hardware design and FPGA-based implementation of a super sample rate multistage decimator using Vitis High-Level Synthesis.
Fixed-point CIC decimator modeled for an 8-bit MCU, with bit-exact verification and frequency-domain analysis.
Add a description, image, and links to the decimator topic page so that developers can more easily learn about it.
To associate your repository with the decimator topic, visit your repo's landing page and select "manage topics."