cadencevirtuoso

Here are 4 public repositories matching this topic...

CMOS NOR Gate design using Cadence Virtuoso including schematic design, simulation, layout implementation and verification (DRC, LVS, REX).

layout schematic rcx symbol transient-analysis lvs drc cmosdesign cadencevirtuoso norgate

CMOS XOR Gate design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).

layout schematic rcx symbol transient-analysis lvs drc xorgate cmosdesign cadencevirtuoso

CMOS XnOR Gate design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).

layout schematic rcx symbol transient-analysis lvs drc cmosdesign xnorgate cadencevirtuoso

CMOS NAND Gate design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).

layout schematic rcx symbol transient-analysis lvs drc nandgate cmosdesign cadencevirtuoso

Add a description, image, and links to the cadencevirtuoso topic page so that developers can more easily learn about it.

To associate your repository with the cadencevirtuoso topic, visit your repo's landing page and select "manage topics."