Optimize complex CPU contractions with faer GEMM - #54
Merged
Conversation
Contributor
Author
Code Quality ReviewUpdated for PR head Build Status
Design Principles
Public-API ergonomics
Test Quality
Change Hygiene
Git Audit (from
|
|
Codecov Report✅ All modified and coverable lines are covered by tests. 📢 Thoughts on this report? Let us know! |
This was referenced Jul 15, 2026
Contributor
Author
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Summary
Standard<Complex32>andStandard<Complex64>to faer in all four CPU GEMM pathsNo public API or contraction-order behavior changes.
Performance
Controlled Criterion median comparison on
6xa800(Intel Xeon Platinum 8378A, Rust 1.88.0): scalar baselineeaf29fe, faer implementation6c273ae.Full median speedup ranges:
The existing real-f32 binary suite showed no repeatable regression above 5%. Full confidence intervals and throughput are recorded in
benchmarks/complex_tdvp.md.Verification
make checktropical parallelcargo bench --bench complex_tdvp --no-runreview-implementation: APPROVE, Git audit PASS; complete verdict posted as a PR commentKnown follow-up
rydbergsim-rsTDVP validation remains pendingmake benchdoes not yet invokebench-complex-tdvp; the direct target is availableRisk / rollback
The main risk is incorrect exact-type dispatch or layout rebasing. Casts remain adjacent to checked
TypeIdbranches, and both complex widths are covered across contiguous, transposed, arbitrary-stride, batched, and zero-size cases. Reverting the implementation commit restores the scalar fallback.Refs #53