This repository contains RTL generators for a variety of IO peripheral blocks that are designed to be compatible with the Rocket Chip SoC Generator
This repository is a fork of https://github.com/sifive/sifive-blocks, which it replaces.
| Name | Name | Last commit date | ||
|---|---|---|---|---|
This repository contains RTL generators for a variety of IO peripheral blocks that are designed to be compatible with the Rocket Chip SoC Generator
This repository is a fork of https://github.com/sifive/sifive-blocks, which it replaces.