Add glitch_plot_3d() for 3D plots (Issue: #475)#476
Open
rustammendel wants to merge 5375 commits into
Open
Conversation
There may still be some work to do around error conditions (like failing CRCs or bad commands), but works when used as intended.
Also update corresponding notebooks and CW305.py to support the new FPGA target transparently.
This reverts commit fd3e897.
(inadvertently introduced by 5bf482d)
(broken by recent commit: 5bf482d)
GPIO3->PDID
(pull target FPGA bitfiles from their new locations)
Also adding small niceties like ability to print the target object.
Big update: instead of re-defining FPGA register addresses in Python, add the Verilog address definition file to the capture source object, and parse it in Python to extract all the register addresses. Addresses are placed in the scope.sc.registers dictionary using the Verilog `defined name as a key (e.g. scope.sc.registers['SETTINGS_ADDR']). The sendMessage (and related) methods can accept the Verilog register name as the address, e.g sendMessage(CODE_WRITE, 'SETTINGS_ADDR', payload).
Claim interface on macos
Functionally equivalent. FPGA register address space was getting tight and so some were combined or eliminated. FPGA-side changes are: newaetech/chipwhisperer-husky-fpga@7e0bec0
Name/location were wrong, due to recent target FPGA organizational changes.
Get rid of redundant tristate data buses. Should not have any effect. Verified that bitfiles still build, but not updating them.
Bumps [tj-actions/changed-files](https://github.com/tj-actions/changed-files) from 29.0.1 to 41.0.0. - [Release notes](https://github.com/tj-actions/changed-files/releases) - [Changelog](https://github.com/tj-actions/changed-files/blob/main/HISTORY.md) - [Commits](tj-actions/changed-files@v29.0.1...v41.0.0) --- updated-dependencies: - dependency-name: tj-actions/changed-files dependency-type: direct:production ... Signed-off-by: dependabot[bot] <support@github.com>
…ions/dot-github/workflows/tj-actions/changed-files-41.0.0 Bump tj-actions/changed-files from 29.0.1 to 41.0.0 in /.github/workflows
Husky FPGA register map/definition updates
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
10 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Adds support for 3D plot by using plotly library.