[PW_SID:1122113] riscv: eswin: eic7700: Add support for clocks, resets, pinctrl, HSP bus, I2C and watchdog#2221
[PW_SID:1122113] riscv: eswin: eic7700: Add support for clocks, resets, pinctrl, HSP bus, I2C and watchdog#2221linux-riscv-bot wants to merge 8 commits into
Conversation
Add reset generator node for EIC7700 SoC Signed-off-by: Pritesh Patel <pritesh.patel@einfochips.com> Signed-off-by: Pinkesh Vaghela <pinkesh.vaghela@einfochips.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
Add clock generator node for EIC7700 SoC. HiFive Premier P550 boards have 24MHz crystal oscillator to provide the input clock. Signed-off-by: Pritesh Patel <pritesh.patel@einfochips.com> Signed-off-by: Pinkesh Vaghela <pinkesh.vaghela@einfochips.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
Add pinctrl node and related pin configuration for EIC7700 SoC Co-developed-by: Pritesh Patel <pritesh.patel@einfochips.com> Signed-off-by: Pritesh Patel <pritesh.patel@einfochips.com> Signed-off-by: Yulin Lu <luyulin@eswincomputing.com> Signed-off-by: Pinkesh Vaghela <pinkesh.vaghela@einfochips.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
Document ESWIN EIC7700 SoC compatible for syscon registers. Acked-by: Conor Dooley <conor.dooley@microchip.com> Signed-off-by: Pinkesh Vaghela <pinkesh.vaghela@einfochips.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
Add an HSP bus node to manage the HSP CFG clock used by HSP peripherals. This clock is required for accessing both the HSP CSR registers and the register spaces of HSP peripheral devices. Signed-off-by: Pinkesh Vaghela <pinkesh.vaghela@einfochips.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
Add compatible string for the DesignWare-based I2C controllers present in ESWIN EIC7700 SoC. Signed-off-by: Pritesh Patel <pritesh.patel@einfochips.com> Signed-off-by: Pinkesh Vaghela <pinkesh.vaghela@einfochips.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
Add I2C nodes for EIC7700 SoC. Also add nodes for corresponding slave devices in dts file and enable them for HiFive Premier P550 board Signed-off-by: Pritesh Patel <pritesh.patel@einfochips.com> Signed-off-by: Pinkesh Vaghela <pinkesh.vaghela@einfochips.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
Add watchdog node for ESWIN EIC7700 SoC and enable them for HiFive Premier P550 board Signed-off-by: Pritesh Patel <pritesh.patel@einfochips.com> Signed-off-by: Pinkesh Vaghela <pinkesh.vaghela@einfochips.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
|
Patch 1: "[v2,1/8] riscv: dts: eswin: add reset generator for EIC7700 SoC" |
|
Patch 1: "[v2,1/8] riscv: dts: eswin: add reset generator for EIC7700 SoC" |
|
Patch 1: "[v2,1/8] riscv: dts: eswin: add reset generator for EIC7700 SoC" |
|
Patch 1: "[v2,1/8] riscv: dts: eswin: add reset generator for EIC7700 SoC" |
|
Patch 1: "[v2,1/8] riscv: dts: eswin: add reset generator for EIC7700 SoC" |
|
Patch 1: "[v2,1/8] riscv: dts: eswin: add reset generator for EIC7700 SoC" |
|
Patch 1: "[v2,1/8] riscv: dts: eswin: add reset generator for EIC7700 SoC" |
|
Patch 1: "[v2,1/8] riscv: dts: eswin: add reset generator for EIC7700 SoC" |
|
Patch 1: "[v2,1/8] riscv: dts: eswin: add reset generator for EIC7700 SoC" |
|
Patch 1: "[v2,1/8] riscv: dts: eswin: add reset generator for EIC7700 SoC" |
|
Patch 1: "[v2,1/8] riscv: dts: eswin: add reset generator for EIC7700 SoC" |
|
Patch 1: "[v2,1/8] riscv: dts: eswin: add reset generator for EIC7700 SoC" |
|
Patch 2: "[v2,2/8] riscv: dts: eswin: add clock generator for EIC7700 SoC" |
|
Patch 2: "[v2,2/8] riscv: dts: eswin: add clock generator for EIC7700 SoC" |
|
Patch 2: "[v2,2/8] riscv: dts: eswin: add clock generator for EIC7700 SoC" |
|
Patch 2: "[v2,2/8] riscv: dts: eswin: add clock generator for EIC7700 SoC" |
|
Patch 2: "[v2,2/8] riscv: dts: eswin: add clock generator for EIC7700 SoC" |
|
Patch 2: "[v2,2/8] riscv: dts: eswin: add clock generator for EIC7700 SoC" |
|
Patch 2: "[v2,2/8] riscv: dts: eswin: add clock generator for EIC7700 SoC" |
|
Patch 2: "[v2,2/8] riscv: dts: eswin: add clock generator for EIC7700 SoC" |
|
Patch 2: "[v2,2/8] riscv: dts: eswin: add clock generator for EIC7700 SoC" |
|
Patch 2: "[v2,2/8] riscv: dts: eswin: add clock generator for EIC7700 SoC" |
|
Patch 6: "[v2,6/8] dt-bindings: i2c: dw: add ESWIN EIC7700 SoC I2C controller" |
|
Patch 6: "[v2,6/8] dt-bindings: i2c: dw: add ESWIN EIC7700 SoC I2C controller" |
|
Patch 6: "[v2,6/8] dt-bindings: i2c: dw: add ESWIN EIC7700 SoC I2C controller" |
|
Patch 6: "[v2,6/8] dt-bindings: i2c: dw: add ESWIN EIC7700 SoC I2C controller" |
|
Patch 7: "[v2,7/8] riscv: dts: eswin: add I2C controller support" |
|
Patch 7: "[v2,7/8] riscv: dts: eswin: add I2C controller support" |
|
Patch 7: "[v2,7/8] riscv: dts: eswin: add I2C controller support" |
|
Patch 7: "[v2,7/8] riscv: dts: eswin: add I2C controller support" |
|
Patch 7: "[v2,7/8] riscv: dts: eswin: add I2C controller support" |
|
Patch 7: "[v2,7/8] riscv: dts: eswin: add I2C controller support" |
|
Patch 7: "[v2,7/8] riscv: dts: eswin: add I2C controller support" |
|
Patch 7: "[v2,7/8] riscv: dts: eswin: add I2C controller support" |
|
Patch 7: "[v2,7/8] riscv: dts: eswin: add I2C controller support" |
|
Patch 7: "[v2,7/8] riscv: dts: eswin: add I2C controller support" |
|
Patch 7: "[v2,7/8] riscv: dts: eswin: add I2C controller support" |
|
Patch 7: "[v2,7/8] riscv: dts: eswin: add I2C controller support" |
|
Patch 8: "[v2,8/8] riscv: dts: eswin: add watchdog support" |
|
Patch 8: "[v2,8/8] riscv: dts: eswin: add watchdog support" |
|
Patch 8: "[v2,8/8] riscv: dts: eswin: add watchdog support" |
|
Patch 8: "[v2,8/8] riscv: dts: eswin: add watchdog support" |
|
Patch 8: "[v2,8/8] riscv: dts: eswin: add watchdog support" |
|
Patch 8: "[v2,8/8] riscv: dts: eswin: add watchdog support" |
|
Patch 8: "[v2,8/8] riscv: dts: eswin: add watchdog support" |
|
Patch 8: "[v2,8/8] riscv: dts: eswin: add watchdog support" |
|
Patch 8: "[v2,8/8] riscv: dts: eswin: add watchdog support" |
|
Patch 8: "[v2,8/8] riscv: dts: eswin: add watchdog support" |
|
Patch 8: "[v2,8/8] riscv: dts: eswin: add watchdog support" |
|
Patch 8: "[v2,8/8] riscv: dts: eswin: add watchdog support" |
PR for series 1122113 applied to workflow__riscv__fixes
Name: riscv: eswin: eic7700: Add support for clocks, resets, pinctrl, HSP bus, I2C and watchdog
URL: https://patchwork.kernel.org/project/linux-riscv/list/?series=1122113
Version: 2