Automation of compile and simulation via Makefile

.gitignore

@@ -2,3 +2,4 @@
 *.swp
 *.pyc
 *.out
+modelsim.ini

sim/README.md

@@ -0,0 +1,20 @@
+Steps to add sim testbench to MiMi Project:
+
+**Needed Files and Directories:**
+
+* ```program/*.mif```
+* ```testbench/```
+* ```compile.do```
+* ```core.do```
+* ```level1.do```
+* ```level1_tb.vhd```
+* ```Makefile```
+* ```txt_util.vhd```
+* ```util.do```
+
+1. Try ```make compile``` (If this works go straight to step 2, If not do Substeps)
+	1. If it does not compile alter ```sim/compile.do``` to match your project files
+	2. Try ```make clean``` then go to Step 1
+2. Use ```make level1``` to start the test and run it! :)
+
+*The Output gets written to ```report.txt``` and only the summary is shown in the Terminal.*

sim/compile.do

@@ -0,0 +1,45 @@
+vlib work
+vmap work work
+
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis 	 ../src/core_pack.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/op_pack.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/ctrl.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/regfile.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/decode.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/ram/src/dp_ram_1c1r1w.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/ram/src/dp_ram_1c1r1w_beh.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/alu.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/exec.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis 	 ../src/imem_altera.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/fetch.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/math/src/math_pkg.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/ram/src/ram_pkg.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/ram/src/fifo_1c1r1w.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/ram/src/fifo_1c1r1w_mixed.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/fwd.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/jmpu.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/memu.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/mem.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/pll_altera.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/ocram_altera.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/wb.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/pipeline.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/synchronizer/src/sync_pkg.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/synchronizer/src/sync.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/synchronizer/src/sync_beh.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/serial_port/src/serial_port_receiver_pkg.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/serial_port/src/serial_port_receiver.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/serial_port/src/serial_port_receiver_beh.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/serial_port/src/serial_port_transmitter_pkg.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/serial_port/src/serial_port_transmitter.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/serial_port/src/serial_port_transmitter_beh.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/serial_port/src/serial_port_pkg.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/serial_port/src/serial_port.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/serial_port/src/serial_port_beh.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/testbench_util/src/testbench_util_pkg.vhd
+vcom -reportprogress 300 -work work -2002 -explicit ../src/serial_port/src/serial_port_testbench.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/serial_port_wrapper.vhd
+vcom -reportprogress 300 -work work -2002 -explicit txt_util.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/core.vhd
+vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis -O0 -check_synthesis ../src/mimi.vhd
+vcom -reportprogress 300 -work work -2002 -explicit level1_tb.vhd