Verilog SPI Controller With AXI-Stream Interface

This repository contains a Verilog implementation of a full-duplex SPI controller that supports all four SPI modes, has a parameterizable frame length, has a runtime adjustable SPI clock frequency, user controlled timing, and has an AXI-stream interface.