RISC-V-CPU

Weixin Deng (邓伟信)

• This project is a RISC-V CPU with a 5-stage pipeline written in Verilog HDL, which is a course project of Computer Architecture, ACM Class @ SJTU.

• project report