Skip to content

third_party/hal_sifli/sf32lb52: mark kernel RAM non-cacheable#1549

Open
jplexer wants to merge 1 commit into
coredevices:mainfrom
jplexer:dma_coherency
Open

third_party/hal_sifli/sf32lb52: mark kernel RAM non-cacheable#1549
jplexer wants to merge 1 commit into
coredevices:mainfrom
jplexer:dma_coherency

Conversation

@jplexer

@jplexer jplexer commented Jun 17, 2026

Copy link
Copy Markdown
Member

Fixes FIRM-2513

Fixes FIRM-2513

Signed-off-by: Joshua Jun <lets@throw.rocks>
@jplexer jplexer requested a review from gmarull as a code owner June 17, 2026 17:55

@gmarull gmarull left a comment

Copy link
Copy Markdown
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

this needs better explanation. why cache invd ops can't be used?

@jplexer

jplexer commented Jun 18, 2026

Copy link
Copy Markdown
Member Author

We have some hardfaults that are in the SiFli HAL's DMA descriptor state, not our buffers, so cache ops mean clean/invalidate inside vendor code on every DMA path, all 32B-aligned. Already tried targeted flushes (4bde4ee/3ff6d0d06), but issue still persists.

Non-cacheable kernel RAM just kills the whole problem, practically free (D-cache still covers XIP flash), and it's the known-good state from before we enabled MPU.

@gmarull gmarull requested a review from rabbitsaviola June 18, 2026 12:44
@gmarull

gmarull commented Jun 18, 2026

Copy link
Copy Markdown
Member

@jplexer pls share some more problem details with @rabbitsaviola

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants