Skip to content

Add riscv sequential mode detection ## Summary - recognize riscv64 explicitly in mipp.h; - make riscv64 resolve to the existing sequential no-intrinsics mode instead of leaking host SIMD backends.#67

Open
carlosqwqqwq wants to merge 1 commit into
aff3ct:masterfrom
carlosqwqqwq:riscv-mipp

Commits

Commits on Jun 18, 2026