Skip to content
View aarushgoradia's full-sized avatar

Highlights

  • Pro

Block or report aarushgoradia

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
aarushgoradia/README.md

👋 Hi, I'm Aarush

🎓 Junior at Princeton University
📍 Electrical & Computer Engineering | Minors in Computer Science + English


Interests

  • Computer Architecture & Verification
  • High-performance systems and low-level programming
  • Embedded design & digital signal processing
  • AI/ML-powered tooling for hardware workflows

Skills

Languages: C++, Python, Java, C, Verilog, (learning SystemVerilog)
Tools: Cadence Virtuoso/EMX, KiCAD, KLayout, Vivado, NX Siemens

Pinned Loading

  1. riscv-pipelined-core riscv-pipelined-core Public

    SystemVerilog implementation of a 5-stage pipelined RV32I RISC-V core with forwarding, load-use interlock, and branch-flush hazard protection.

    SystemVerilog

  2. veri2 veri2 Public

    SystemVerilog

  3. FixedPointDSP FixedPointDSP Public

    Header-only C++ library for fixed-point arithmetic and basic digital signal processing

    C++ 2

  4. venkatsubra01/GreenCycle venkatsubra01/GreenCycle Public

    HackPrinceton24

    Python 1

  5. memory-pool memory-pool Public

    A minimal C++ memory pool allocator for fixed-size objects, featuring manual and RAII-safe allocation.

    C++ 1

  6. terminal-autocomplete terminal-autocomplete Public

    WIP Machine learning-based CLI tool that autocompletes your terminal commands using your bash history.

    Python 1