Skip to content

sync: rvck #264: [Backport] KVM: add 'vlenb' Vector CSR#229

Merged
xmzzz merged 3 commits into
RVCK-Project:OLK-6.6from
ieiao:PR264@rvck
May 25, 2026
Merged

sync: rvck #264: [Backport] KVM: add 'vlenb' Vector CSR#229
xmzzz merged 3 commits into
RVCK-Project:OLK-6.6from
ieiao:PR264@rvck

Conversation

@ieiao

@ieiao ieiao commented May 22, 2026

Copy link
Copy Markdown
Contributor

Sync commits from rvck PR 264.
Source PR: RVCK-Project/rvck#264

danielhb and others added 3 commits May 21, 2026 20:02
mainline inclusion
from mainline-6.10-rc1
commit 197bd23
category: feature
bugzilla: RVCK-Project#263

--------------------------------

'vlenb', added to riscv_v_ext_state by commit c35f3aa ("RISC-V:
vector: export VLENB csr in __sc_riscv_v_state"), isn't being
initialized in guest_context. If we export 'vlenb' as a KVM CSR,
something we want to do in the next patch, it'll always return 0.

Set 'vlenb' to riscv_v_size/32.

Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
Signed-off-by: Anup Patel <anup@brainfault.org>
Signed-off-by: Wang Yechao <wang.yechao255@zte.com.cn>
[sync from rvck.]
Signed-off-by: WeiHao Li <cn.liweihao@gmail.com>
mainline inclusion
from mainline-6.10-rc1
commit 2fa2903
category: feature
bugzilla: RVCK-Project#263

--------------------------------

Userspace requires 'vlenb' to be able to encode it in reg ID. Otherwise
it is not possible to retrieve any vector reg since we're returning
EINVAL if reg_size isn't vlenb (see kvm_riscv_vcpu_vreg_addr()).

Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
Signed-off-by: Anup Patel <anup@brainfault.org>
Signed-off-by: Wang Yechao <wang.yechao255@zte.com.cn>
[sync from rvck.]
Signed-off-by: WeiHao Li <cn.liweihao@gmail.com>
mainline inclusion
from mainline-v6.17-rc4
commit 7997662
category: feature
bugzilla: RVCK-Project#263

--------------------------------

The userspace load can put up to 2048 bits into an xlen bit stack
buffer.  We want only xlen bits, so check the size beforehand.

Fixes: 2fa290372dfe ("RISC-V: KVM: add 'vlenb' Vector CSR")
Cc: stable@vger.kernel.org
Signed-off-by: Radim Krčmář <rkrcmar@ventanamicro.com>
Reviewed-by: Nutty Liu <liujingqi@lanxincomputing.com>
Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Link: https://lore.kernel.org/r/20250805104418.196023-4-rkrcmar@ventanamicro.com
Signed-off-by: Anup Patel <anup@brainfault.org>
Signed-off-by: Wang Yechao <wang.yechao255@zte.com.cn>
[sync from rvck.]
Signed-off-by: WeiHao Li <cn.liweihao@gmail.com>
@github-actions

github-actions Bot commented May 22, 2026

Copy link
Copy Markdown

开始测试 log: https://github.com/RVCK-Project/rvck-olk/actions/runs/26260896969

参数解析结果
args value
repository RVCK-Project/rvck-olk
head ref pull/229/head
base ref OLK-6.6
LAVA repo RVCK-Project/lavaci
LAVA hardware ['qemu', 'lpi4a', 'sg2042', 'k1']
LAVA Testcase path lava-testcases/common-test/ltp/ltp.yaml
need run job kunit-test,kernel-build,check-patch,lava-trigger

测试完成

详细结果:
check result
kunit-test failure
kernel-build cancelled
check-patch success
lava-trigger-qemu skipped
lava-trigger-sg2042 skipped
lava-trigger-k1 skipped
lava-trigger-lpi4a skipped

Kunit Test Result

kunit test failed

Check Patch Result

Total Errors 0
Total Warnings 3

@xmzzz
xmzzz merged commit d931bc0 into RVCK-Project:OLK-6.6 May 25, 2026
8 of 11 checks passed
@ieiao
ieiao deleted the PR264@rvck branch June 2, 2026 11:35
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants