A synthesizable SystemVerilog implementation of an N×N systolic array for matrix multiplication. Processes data through a 2D mesh of processing elements (PEs), each performing a multiply-accumulate (MAC) operation.
MrFlamingo314/Systolic-Array
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|