single_cycle_cpu

a lab of the course orgnazation and densign of computers

Name		Name	Last commit message	Last commit date
Latest commit History 3 Commits
CPU_tb.v		CPU_tb.v
CtrlUnit.v		CtrlUnit.v
DMem.v		DMem.v
EXT.v		EXT.v
IMem.v		IMem.v
IMem_tb.v		IMem_tb.v
IReg.v		IReg.v
NPC.v		NPC.v
NPC_tb.v		NPC_tb.v
PC.v		PC.v
README.md		README.md
Regs.v		Regs.v
alu.v		alu.v
ctrl_encode_def.v		ctrl_encode_def.v
datapath.v		datapath.v
mipstest_extloop.dat		mipstest_extloop.dat
mipstestloop_sim.dat		mipstestloop_sim.dat
mipstestloopjal_sim.dat		mipstestloopjal_sim.dat
mux.v		mux.v

Provide feedback