Verilog implementation of a tapped delay line TDC
Gorgalion/TDC
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
Repository files navigation
Releases
No releases published
Languages
- SystemVerilog 60.0%
- Verilog 14.2%
- Shell 13.5%
- VHDL 4.2%
- Tcl 4.2%
- JavaScript 2.1%
- Other 1.8%