Possibly implement a Mersenne twister test suite (Verilog version: https://github.com/alexforencich/verilog-mersenne)
Possibly implement a Mersenne twister test suite (Verilog version: https://github.com/alexforencich/verilog-mersenne)