Implementation of a register bank, with registers featuring post and pre increment control
Implementation of a register bank, with registers featuring post and pre increment control