Skip to content

systeverilog && uvm #21

Description

@Hard-studying-man

I want to use this to do some systemverilog and uvm work. However,there exist errors woring when I creat a class it always show :"syntax error, unexpected IDENTIFIER". And when I need to creat a class that extens uvm class ,I get :"Error in class extension specification"
I do not how to set linters to avoid those errors.By the way,I use modelsim as my linters.

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions