Change the titles in the generated documentation according to the names in different languages (VHDL/Verilog)
Change the titles in the generated documentation according to the names in different languages (VHDL/Verilog)